

# Compal Confidential

## TESLA 3A DIS M/B Schematics Document

Intel SkyLake U Processor with DDR3L  
Nvidia N16V-GM(920M)


2015-1-26

LA-D061P

REV : 1 . 0

ZZZ_BIVS3_PCB	
Part Number	Description
DAZ1DD00100	PCB BIVS3 LA-D061P LS-C311P 02, A.2
U31@	
ZZZ_BIVS3_PCB	
Part Number	Description
DAZ1DC00100	PCB 1DC LA-D061P REV0 M/B 2
E31@	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2011/06/24		2012/07/12		Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number				Rev
	LA-D061P				0.3
Date:	Tuesday, August 11, 2015				
	Sheet	1	of	52	



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, August 07, 2015
				Sheet	2 of 52
				Rev	0.3


**MB Block Diagram**

## Voltage Rails

State	power plane			
	B+	+5VALW	+1.5V	+5VS +3VS +1.35VS +1.0VS_VCCOP +VCC_CORE +VGA_CORE +VCC GFXCORE_AXG +1.8VS +0.75VS +1.0VALW
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

## BOM Structure Table

Item	BOM Structure
LAN 10/100 Transformer	100@
LAN Giga Transformer	GIGA@
For Giga LAN Chip	8111H@
For 10/100 LAN Chip	8107E@
WLAN Support ISCT	ISCT@
WLAN No Support ISCT	NOISCT@
For DIS	DIS@
For UMA	UMA@
For TCM	TCM@
No TCM	NOTCM@
For Camera	CMOS@
For NFC Option	NFC@
For G-Senser BOSCH	GSB@
For G-Senser ST	GSST@
No G-Senser	NOGS@
G-Senser	GS@
For FP Option	FP@
For Keyboard backlight	KBL@
No Keyboard backlight	NOKBL@
For USB Charger	CHG@
No USB Charger	NOCHG@
For U31 Option	U31@
For E31 Option	E31@
For Hynix Memory	H2G@
For Samsung Memory	S2G@
For Micron Memory	M2G@
For EMI	EMI@
For ESD	ESD@
No EMI	@EMI@
No ESD	@ESD@
For E31 PWR Button ESD	@E31ESD@
Connector	ME@
For VARM X76	GM_X76@
For Test Point	TP@
for CMC Debug	CMC@
for GT3	GT3@
for 2+3E power	23E@



## EC SM Bus1 address      EC SM Bus2 address      EC SM Bus4 address      ME SM Bus address

Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	0001 011x 16h	NCT7718W	1001 100x 98h	BMA250E	0001 100x 18h	NFC	0010 1000 28h

## PCH SM Bus address      GPU SM Bus address

Device	Address	Device	Address
DDR_JDIMM1 Touch Pad	1010 000x A0h	Internal thermal sensor	1001 111x 9Eh

## SMBUS Control Table

	SOURCE	VGA	BATT	CHARGER	NECP388	SODIMM	Thermal Sensor	DGPU	CRT RT2168	NFC	TP	PCH	G-SENSOR
SMB_EC_CK1	NECP388	✗	✓	✓	✗	✗	✗	✗	✗	✗	✗	✗	✗
SMB_EC_DA1	+3VALW	✓	✓	✓	✗	✗	✓	✗	✗	✗	✗	✓	✗
SMB_EC_CK2	NECP388	✓	✗	✗	✓	✗	✓	✗	✗	✗	✗	✓	✗
SMB_EC_DA2	+3VS	✓	✗	✗	✓	✗	✓	✗	✗	✗	✗	✓	✗
SMB_EC_CK4	NECP388	✗	✗	✗	✗	✗	✗	✗	✗	✗	✗	✓	✗
SMB_EC_DA4	+3VALW	✗	✗	✗	✗	✗	✗	✗	✗	✗	✗	✓	✗
PCH_SMBCLK	PCH	✗	✗	✗	✗	✓	✗	✗	✗	✗	✓	✗	✗
PCH_SMBDATA	+3VALW	✗	✗	✗	✗	✓	✗	✗	✗	✗	✓	✗	✗
SML0CLK	PCH	✗	✗	✗	✗	✗	✗	✗	✗	✓	✗	✗	✗
SML0DATA	+3VALW	✗	✗	✗	✗	✗	✗	✗	✗	✓	✗	✗	✗
SML1CLK	PCH	✗	✗	✗	✓	✗	✗	✓	✗	✗	✗	✗	✗
SML1DATA	+3VALW	✗	✗	✗	✓	✗	✗	✓	✗	✗	✗	✗	✗

## USB 2.0 Port Table

Port	External USB Port
1	USB2/3 MB(IO_Port1)
2	USB2/3 MB(IO_Port2)
3	FingerPrint(For E31)
4	USB2 IO Board(Charger)
5	Camera
6	CardReader IO Board(Right)
7	NGFF WLAN+BT

## Port      USB 3.0 Port Table

1	USB2/3 MB(IO_Port1)
2	USB2/3 MB(IO_Port2)
3	
4	
5	
6	

## PCIe Port Table

Port	Lane	
1	1	GPU
2	2	
3	3	
4	4	
5		LAN NGFF WLAN+BT
6		
7		
8		
9		
10		

## SATA Port Table

0	HDD
1	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				LA-C311P	
				Date: Friday, August 07, 2015	Sheet 3 of 52

**BIVS3/ VE3 -PowerMap SKL-U22 DDR3L Volume NON CS]**



Security Classification	Compul Secret Data		Title	
Issued Date	2019/11/19	Declassified Date	2015/12/31	Compul Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT OFFICER OF R&D DIVISION WITHOUT EXPRESS AUTHORIZATION BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Power MAP	
Size	150mmx100mm	Sheet	1 of 1	Rev
Scale	1:1	Author	Y. Y. Y. Y.	Rev
Sheet	1 of 1	Rev	1 of 1	Rev

G3→S0

S0→S3/DS3

S0/DS3→S0






S0→S5



Display Port B Detected

0 = Port B is not detected.





1 = Port B is detected, ==> Default



UC1 SA000092NA0 S IC FJ8066201931104 SR2EU D1 2.3G C38! CPU3_MP@	UC1 SA000092N60 S IC FJ8066201931104 QJKR D1 2.3G BGA CPU3_SUP@	UC1 SA000092N20 S IC FJ8066201931104 QJFC D0 2.3G FCBGA CPU3_MP@
UC1 SA000092C0A0 S IC FJ8066201930409 SR2EY D1 2.3G C38! CPUi5_MP@	UC1 SA000092C060 S IC FJ8066201930409 QJKP D1 2.3G BGA CPUi5_SUP@	UC1 SA000092C200 S IC FJ8066201930409 QJ8N D0 2.3G FCBGA CPUi5@
UC1 SA000092P80 S IC FJ8066201930408 SR2EZ D1 2.5G C38! CPUi7_MP@	UC1 SA000092P40 S IC FJ8066201930408 QJKK D1 2.5G BGA CPUi7_SUP@	UC1 SA000092P10 S IC FJ8066201930408 QJ8L D0 2.5G FCBGA CPUi7@
UC1 SA000093750 S IC FJ8066201931008 QJKX D1 1.6G BGA CPUCL_SUP@	UC1 SA000093750 S IC FJ8066201931008 QJ8S D0 1.6G C38 CPUCL@	UC1 SA000093620 S IC FJ8066201931006 QJ8R D0 2G BGA C38 CPUCH@
UC1 SA000093630 S IC FJ8066201931006 QJKV D1 2G BGA CPUCH_SUP@	UC1 SA000094200 S IC FJ8066201930905 QJKT D1 2.1G BGA CPUPT_SUP@	UC1 SA000094200 S IC FJ8066201930905 QJ8Q D0 2.1G C38 CPUPT@

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> <b>SKL-U(1/12)DDI,EDP,MISC,CMC</b>			Rev. 0.1
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				Custom	<b>LA-C851P</b> Date: Friday, August 07, 2015		
					Sheet	6 of 52	



## Interleaved Memory





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(2/12)DDR3L
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-D061P	
Date:				Friday, August 07, 2015	Sheet 7 of 52




















SPKR (Internal Pull Down):  
TOP Swap Override  
0 = Disable TOP Swap mode. ==> Default  
1 = Enable TOP Swap Mode.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(4/12)HDA,EMMC,SDIO,CSI2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D061P
				Date:	Friday, August 07, 2015
				Sheet	9 of 52
				Rev	0.1



Follow 546765\_2014WW48\_Skylake\_MOW\_Rev\_1\_0  
Stuf f 2 7k oh rRC33 PUF α SkyLake U  
Stuf f 60 4 oh rRC110 Pdf α CannonLake U



GSPI0\_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default






1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This funct i on s u s e d u when running ITP/XDP.

GSPI1\_MOSI (Internal Pull Down):

Boot BIOS Strap Bit

0 = SPI Mode ==> Default

1 = LPC Mode





dGPU







LAN

NGFF WLAN+BT






HDD

When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.







Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title <b>SKL-U(8/12)Power</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>LA-D061P</b>
				Date: Friday, August 07, 2015	Sheet 13 of 52 Rev 0.1





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(9/12)Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D061P
				Date:	Friday, August 07, 2015
				Sheet	14 of 52
				Rev	0.1




### SVID ALERT






### SVID DATA



For CPU GT3 SKU




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(10/12)Power,SVID	
Size	Custom	Document Number	LA-D061P	Rev	
Date:		Friday, August 07, 2015		Sheet	15 of 52



Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(11/12)GND	
Size Custom		Document Number		LA-D061P	
Date:		Friday, August 07, 2015		Sheet	16 of 52
				Rev	0.1







#### Display Port Presence Strap






CFG4

- 1 : Disabled;  
No Physical Display Port at tached to E mbedded Display Port
- 0 : Enabled;  
An external Display Port device is connected to the Embedded Display Port

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(12/12)CFG,RSVD	
Size	Custom	Document Number	LA-D061P	Rev	0.1
Date:	Friday, August 07, 2015	Sheet	17	of	52










# +1.0VALW to +1.0VS\_VGA


# +3VS to +3VS\_VGA




FROM 0.1U 0402 16v to 0.1U 0201 10v

Sequence have to be re-check.

# +1.35V to +1.35V\_VGA




# GPU Power Discharge



- VGA\_THERMON and VGA\_THERMDP:
1. 5mil track width and spacing
  2. 5mil grounded guard tracks width and spacing
  3. ground referenced
  4. Connect guard tracks to pin5

For BSC using.

## GPIO




## I2CS SMBUS: 0x9E


15.5.6 SMB\_ALT\_ADDR Strap  
This strap is used to configure the I2C address of a GPU or the I2C slave address.

SMBALT_ADDR	Description
0	0x9E (default)
1	0x9F (Auto-GPU config)

## Internal Thermal Sensor



## STRAP



## N16V-GM Binary Straps


N16V-GM VRAM Straps:



Item	N16V-GM-S
Device ID	0X1299
Package	GB2-64
Internal P/N	0K208-620,78mm
ROM_SI	Refer to N16V_RAM_Straps table
ROM_SO	0x6, 5k pull up for Optimus
ROM_SCLX	0x1000,0x6, 4.99k pull up
Strap0	User Strap, 0x5, 45kohm pull up
Strap1	0x6, 5k pull up for Optimus
Strap2	Device_ID, 0x1001, 10kohm pull up
Strap3	0x11, 45kohm pull down (PCH_SPEED_CHANGE=1)
Strap4	0x11, 45kohm pull down (PCH_SPEED_CHANGE=1)
Open_VDD SR0	Config (P/N not supported)
NVDD Boot Voltage	0.9V

GPU	VRAM Vendor	Type	FBVDD/FBVDDQ	Memory Density	Configuration	VRAM P/N	Max Speed CLK	D/C Mini	Die-Revision	RAM_CFG	ROM_SI	Status
N16V-GM-S	DDR3L				Single Rank or Single Rank Shuffling for Dual Rank							
	Hynix	DDR3L	1.35V/1.35V	128MX16		H5TC2G63FFH-11C	900Mhz	NA	F-Die	0x8	PU 20K	Production ready
	Micron	DDR3L	1.35V/1.35V	128MX16		MT41J128M16GT-09G-K	900Mhz	1322	K-Die	0x8	PU 4.99K	Production ready
	Samsung	DDR3L	1.35V/1.35V	128MX16		K4W2G16460-BC1A	900Mhz	NA	Q-Die	0x7	PD 45.3K	Production ready
	Hynix	DDR3L	1.35V/1.35V	256MX16		H5TC4G63CFH-N0C	900Mhz	NA	C-Die	0x0	PD 4.99K	Production ready
	Micron	DDR3L	1.35V/1.35V	256MX16		MT41J256M16HA-09BGE	900Mhz	NA	E-Die	0x0	PU 30.1K	Production ready
	Samsung	DDR3L	1.35V/1.35V	256MX16		K4W4G16460-BC1A	900Mhz	NA	E-Die	0x2	PD 15K	Production ready





### 6.1.10 Memory ODTx, CKEx, and RST Termination

DDR3 requires Memory Termination on CKEx, ODTx and Memory Reset (RST). Table 6-8 describes the required termination.

Table 6-8. Memory ODTx, CKEx, and RST Termination

DDR3 Command Bit	Default Pull-Down
ODTx	10 k
CKEx	10 k
RST	10 k
CS*	No Termination



# Memory Partition A - Upper 32 bits [64..32]

Place close to Vram

PLACE 0.1uF CAPS CLOSEST TO THE MEMORY DEVICES

PLACE LARGER CAPACITORS SLIGHTLY FARTHER AWAY

PLACE 0.1uF CAPS CLOSEST TO THE MEMORY DEVICES

PLACE LARGER CAPACITORS SLIGHTLY FARTHER AWAY

Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2011/07/15		Deciphered Date		2012/07/15		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						VRAM DDR3 A Upper						
						Size	Document Number		LA-D061P		Rev	0.3
						Date:		Friday, August 07, 2015		[Sheet	25	of

Memory Partition A - Lower 32 bits [31..0]


Table 6-3 lists the Mode D command mapping and Table 6-4 on page 91 lists Mode E.

Table 6-3. Mode D Command Mapping

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
Fb <sub>x</sub> _CMD0	CS0*	
Fb <sub>x</sub> _CMD1		
Fb <sub>x</sub> _CMD2	ODT	
Fb <sub>x</sub> _CMD3	CKE	
Fb <sub>x</sub> _CMD4	A14	A14
Fb <sub>x</sub> _CMD5	RST	RST
Fb <sub>x</sub> _CMD6	A9	A9
Fb <sub>x</sub> _CMD7	A7	A7
Fb <sub>x</sub> _CMD8	A2	A2
Fb <sub>x</sub> _CMD9	A0	A0
Fb <sub>x</sub> _CMD10	A4	A4
Fb <sub>x</sub> _CMD11	A1	A1
Fb <sub>x</sub> _CMD12	BA0	BA0
Fb <sub>x</sub> _CMD13	WE*	WE*
Fb <sub>x</sub> _CMD14	A15	A15
Fb <sub>x</sub> _CMD15	CAS*	CAS*

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
Fb <sub>x</sub> _CMD16		CS0*
Fb <sub>x</sub> _CMD17		
Fb <sub>x</sub> _CMD18		ODT
Fb <sub>x</sub> _CMD19		CKE
Fb <sub>x</sub> _CMD20	A13	A13
Fb <sub>x</sub> _CMD21	A8	A8
Fb <sub>x</sub> _CMD22	A6	A6
Fb <sub>x</sub> _CMD23	A11	A11
Fb <sub>x</sub> _CMD24	A5	A5
Fb <sub>x</sub> _CMD25	A3	A3
Fb <sub>x</sub> _CMD26	BA2	BA2
Fb <sub>x</sub> _CMD27	BA1	BA1
Fb <sub>x</sub> _CMD28	A12	A12
Fb <sub>x</sub> _CMD29	A10	A10
Fb <sub>x</sub> _CMD30	RAS*	RAS*
Fb <sub>x</sub> _CMD31		
Fb <sub>x</sub> _CMD32		
Fb <sub>x</sub> _CMD33 <sup>1</sup>		
Fb <sub>x</sub> _CMD34	DBG0 <sup>2</sup>	
Fb <sub>x</sub> _CMD35	DBG1 <sup>2</sup>	

Notes:  
1. Not available in GB2B-64 package.  
2. GPU debug pins; not connected to DRAM. See section 6.1.11



6.1.3 DDR3 Frame Buffer Command Mapping







N15x GPUs have generic FB<sub>x</sub>\_CMD[35:0] pins that connect to the memory command/address pins. To optimize the layout for different memory types and packages, the GPUs support different mapping modes (Table 6-2). Choosing the best command mapping will help simplify layout and allow you to reduce layer count and/or area.

Table 6-2. Support Command Mapping by GPU Package


Packages	Supported CMD Mapping for DDR3	Benefits
GB2B-64 GB4B-128	D	Mode D is optimized for N15x using DDR3 memory in the BGA96 package and is supported for single rank designs. Using this mode will allow routing in four signal layers. This compact layout offers a high level of symmetry allowing higher speeds without requiring termination.
GB2B-64 GB4B-128	E	Mode E is optimized for DDR3 dual rank designs.

Note: <sup>1</sup>Not including two additional layers for power planes.






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP / Camera
Size	C	Document Number	LA-D061P	Rev 0.3
Date:	Friday, August 07, 2015	Sheet	28	of 52







HDD




NFC




APS (G-Sensor)








TPM








Thermal Sensor




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN / Thermal Sensor
Size		Document Number		Rev
C		LA-D061P		0.3
Date: Friday, August 07, 2015		Sheet		33 of 52


# Power But t on LED




# Touch Pad





# Keyboard Backlight



# Keyboard




# Hall Sensor & But t on




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title KBL/KBD/LED/TP/HS Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Rev 0.3
				Document Number LA-D061P	
Date: Friday, August 07, 2015				Sheet 34	of 52


## Finger Print




## USB Charge




### E31 USB Charge switch




### U31 USB Charge switch




## IO CONN



**ESD**





## USB3.0\_Port




Security Classification	Compel Secret Data		Title		Compel Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2010/07/12	<b>USB2 / USB3 / FP / IO Board</b> <b>LA-C311P</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPEL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPEL ELECTRONICS, INC.				Size A3	Document Number	Rev 0.3
				Date:	Friday, August 07, 2015	Sheet 35 of 52









For +1.8VALW Discharge




For +0.675VS Discharge




EMI






Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <b>PWR DCIN / RTC Battery</b>	
Issued Date	2013/10/24	Deciphered Date	2014/11/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.2
				BE BDW	
Date:	Friday, August 07, 2015	Sheet	39 of 52		




**PH201 under CPU bottom side :**  
**CPU thermal protection at 93 +-3 degree C**  
**Recovery at 56 +-3 degree C**




**ADP\_SET1 =0 is 45W**  
**ADP\_SET1 =1 is 65W**

**65W : 85W active, 65W recovery(vcin1\_adp\_procheot 0.7647V)**  
**45W : 65W active, 45W recovery(vcin1\_adp\_procheot 0.6923V)**





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/10/24	Deciphered Date	2014/11/14	Title	BQ24780
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Friday, August 07, 2015	Rev 2.0
				Sheet 41 of 52	



Compal Electronics, Inc.


### +3VALW/+5VALW

Document Number **BE BDW**


Friday, August 07, 2015

Rev  
2.0

Sheet 42 of 53




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/10/24	Deciphered Date	2014/11/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RT8207M	
Size		Document Number		Rev	
Custom		BE BDW		2.0	
Date:		Friday, August 07, 2015		Sheet 43 of 52	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8V PRIM	
Size	Document	Number	Rev		
Custom	Z_SKL		0.1		
Date:	Friday, August 07, 2015		Sheet	44	of 52

EN pin don't floating  
If have pull down resistor at HW side, pls delete PR2



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high

Pin 7 BYP is for CS.  
Common NB can delete +3VALW and PC15

$$V_{FB}=0.6V$$
$$V_{out}=0.6V \cdot (1+R_{up}/R_{down})$$
$$V_{out}=1.01V$$

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	<b>+1.0VS</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	<b>Z SKL</b>	<b>0.1</b>
				Date:	Friday, August 07, 2015	Sheet 45 of 52

# Module model information

NB681\_V1.mdd

EN Mode Voltage on EN  
Ultra Sonic Mode 1.3v<EN<1.7v  
Normal Mode 2.3v<EN<3.3v

EN pin don't floating  
If have pull down resistor at HW side, pls delete PR606




Table 3—Control Bit Definitions

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPCH	0	X	X	0.7
	1	0	0	0.8
	1	0	1	0.85
	1	1	0	0.9
	1	1	1	0.95
EDRAM/ EOPIO	0	X	X	0
	1	0	0	0.8(MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others	0	X	X	0
	1	0	0	1.0
	1	0	1	1.075
	1	1	0	1.15
	1	1	1	1.2

Switching frequency is 650KHz

Security Classification		Compal Secret Data			
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.0VS_VCCOPCP	
Size	Document Number	Rev			0.1
Date:	Friday, August 07, 2015	Sheet	46	of	52

Module model information  
NCP81208\_V1A.mdd for IC portion  
NCP81208\_V1B.mdd for SW portion

Copy the schematic to new page,  
the co-lay location maybe changed.

IccMAX@SA= 5A  
RiccMAX@SA= 15.8K ---->PRI65  
RiccMAX@SA= IccMAX\*2V/10uA/64A

IOUTSP@SA= 5A  
RIOUTSP@SA=69.8K ---->PRI14

RIOUTSP= 2V/(gm\*(Rth+RCSSP)\*ICCMAX\*DCR  
/(RPHSP+Rth+RCSSP))

OC@SA= 9.5A  
RLIMSP@SA=24K ---->PRI5

RLIMSP= 1.3V/(gm\*(Rth+RCSSP)\*IoutLIMIT\*DCR  
/(RPHSP+Rth+RCSSP))

Load line@SA= 10.3m  
RDRPSP@SA=1.78K ---->PRI4

RDRPSP= Load line\*(RPHSP+Rth+RCSSP)  
/(gm \* DCR) /(Rth+RCSSP)

RIOUT@GT:  
U23e = 22.1K PRI23  
U22 = 25.5K PRI23  
U23e@ PRI23  
22.1K\_0402\_1%

RPH@GT:  
U23e = 130K PRI30, PRI38  
U22 = 84.5K PRI30, PRI38 (De-pop)  
U23e@ PRI30  
130K\_0603\_1%

For U22:  
PRI47=2K, PRI54=De-pop  
For U23e:  
PRI43, PRI38=Pop

For U22:  
PRI47=2K, PRI54=De-pop  
For U23e:  
PRI47, PRI54=2K

U22 OCP@GT= 40A  
RLIM@GT=12.4K ---->PRI39  
U23e OCP@GT= 62A  
RLIM@GT=12.4K ---->PRI39

RLIM= IoutLIMIT \* Load line/10

U22 IccMAX@GT= 31A ---->PRI63  
RiccMAX2ph= 48.7K  
U23e IccMAX@GT= 56A  
RiccMAX2ph= 87.6k ---->PRI63

RiccMAX2ph= (IccMAX2ph+32)\*200K Ohn/ 127

U22 Iout@GT= 31A  
RIOUT@GT=25.5K ---->PRI23  
U23e Iout@GT= 56A  
RIOUT@GT=22.1K ---->PRI23

RIOUT= 2 \* RLIM /(10 \* IOUTICCMAX \* Load line)

U22 Load line@GT= 3.1m  
RPH@GT=84.5K ---->PRI30, PRI38  
U23e Load line@GT= 2m  
RPH@GT=130K ---->PRI30, PRI38

Load line= (RCS2+(RCS1\*Rth)/(RCS1+Rth))  
\*IOUTTOTAL \* DCR/RPH

472mV/120uA=3.933K  
Active Point110 degreeC = 4.206K

NCP81208 Operating Frequency Rosc=24K  
I/A and GT are 450KHz and SA is 450KHz

RiccMAX2ph:  
For U22:  
PRI63=48.7K  
For U23e:  
PRI63=90.9K  
U23e@ PRI63  
90.9K\_0402\_1%

472mV/120uA=3.933K  
Active Point110 degreeC = 4.206K

U22 Load line@VCORE= 2.35m  
RDRPSP@VCORE=2.1K ---->PRI56  
U23e Load line@VCORE= 2.1m  
RDRPSP@VCORE=1.87K ---->PRI56

RDRPSP= Load line\*(RPHSP+Rth+RCSSP)  
/(gm \* DCR) /(Rth+RCSSP)

IccMAX@VCORE= 28A  
RiccMAX@VCORE= 87.6K ---->PRI64  
RiccMAX@VCORE= IccMAX\*2V/10uA/64A


IOUTSP@VCORE= 28A  
RIOUTSP@VCORE=64.9K ---->PRI42

RIOUTSP= 2V/(gm\*(Rth+RCSSP)\*ICCMAX\*DCR  
/(RPHSP+Rth+RCSSP))

OC@VCORE= 35A  
RLIMSP@VCORE=33.4K ---->PRI53

RLIMSP= 1.3V/(gm\*(Rth+RCSSP)\*IoutLIMIT\*DCR  
/(RPHSP+Rth+RCSSP))


## CPU POWER STAGES





VCC\_CORE Place on CPU Back Side @ V09  
22U\_0603 \* 28 pcs +1U\_0201\*35 pcs

VCC\_GT Place on CPU Back Side @ V09  
22U\_0603 \* 29 pcs +1U\_0201\*12 pcs



VCC\_SA Place on CPU Back Side @ V09  
22U\_0603 \* 9 (4 CPU back+8 outside)pcs + 1U\_0201\*7



Item	Reason for change	PG#	Modify List	Date	Phase
1	For cost down		Change 0 ohmn to short pad	2015.04.22	SIV
2	Layout space for RF solution	P40	Change PQ302 to AON7506 3X3 for RF solution	2015.04.22	SIV
3	Change +1.0VS_VCCOPCP solution	P45	Use NB681 IC for 1.0VS_VCCOPCP	2015.04.22	SIV
4	Down size	P40	Change PC314 from 2.2u_0805 to 2.2u_0603	2015.04.27	SIT
6	CPU transient	P46	Change PRI7 to 1k and PCI8 to 2200p and PRI14 to 68.1k and PCI11 to 3300p and PRI20 to 470 ohmn and PCI18 to 820p and PCI26 to 0.22u and PCI24 to 3300p	2015.04.27	SIT
7	Combin VCIN1 function to charger IC	P39	UM mount PR217 PR223 PR221 PQ203	2015.04.27	SIT
8	EMI request	P48	Reserve PC1435 PC1436 PC1437	2015.04.27	SIT
9	RTC circuit	P38	Reserve PR107	2015.04.27	SIT
10	RF rguest	P45	VR_PWRGD reserve PCI36 on	2015.04.27	SIT
11	change highside mos for cost	P40 P42	Change PQ305 PQ306 PQ501 to AON7508 for main source	2015.04.27	SIT
12	EMI request	P46	Add PCI36 for VR_PWRGD	2015.05.29	SIT
13	Change RTC Voltage	P38	Change PR105 form 1k to 1.5k	2015.06.03	SIT
14	Change CPU C and R	P46	Change PRI30 to 86.6K PCI19 to 82P PRI42 to 59K PCI21 to 8200P	2015.07.14	SVT
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
Size	Document	Number		Rev	
		Z BDW		0.1	
Date: Friday, August 07, 2015				Sheet 51 of 52	

Version change list (P.I.R. List)			Page 1 of 1 for HW		
Item	Reason for change	PG#	Modify List	Date	Phase
1	Analog G-enseor bypass to EC	36	Remove RV18,RV23,RV27	2015/03/18	SIV=>SIT
2	Reserve OC pin of U9,U10,U12	35	Add R181,R213,R185 and reserve	2015/03/18	SIV=>SIT
3	Audio codec power plant correction	30	Add RA9(0ohm 0603) to +1.8V power plan for +IOVDD_CODEEC option	2015/03/18	SIV=>SIT
4	For solve hang up logo issue	14 9	1.Change RC86 from short pad to 0 ohm and add RC115(0ohm) to 3VALW for +3V_1.8V_HDA option. 2.Add RC116(0ohm) to HDA_SDOOUT	2015/03/18	SIV=>SIT
5	Add clip pad and capacitor for RF request	33	Add CLIP1~CLIP11,C1212,C1213,C1217,C1218	2015/04/16	SIV=>SIT
6	Delete capacitor for RF requestment	18	1.Remove CD10,CD12,CD14,CD17,CD5,CD6,CD7,CD21 2.Add CD21,CD31,CD32(10U 0402) leave them empty. 3.Change CD13,CD15,CD16,CD18,CD19,CD20 of pakage from 0603 to 0402.	2015/04/16	SIV=>SIT
7	For 2+3E power	17	Modify +1.0VS_VCCOPCP power	2015/04/20	SIV=>SIT
8	Crystal vendor recommend load capacitance	20 10 10	1. CV36, CV37 modify to 12pF 2. CC4, CC5 modify to 15pF YC2(32.678kMZ 12.5PF) change to 32.678kMZ 9PF and CC4,CC5 change to 8.2PF	2015/04/20	SIV=>SIT
9	For ESD requestment	10 36	Add CA46,CA47,CA48,CA49 and reserve	2015/05/12	SIV=>SIT
10	Crystal vendor recommend load capacitance	20	CV36, CV37 modify to 15pF	2015/07/13	SIT=>SVT
11	For RF requestment	14 14 9	1.Remove RC86,CC52,CC53 2.LC1 change pakage form 0603 to0402 3.+3V_1.8V_HDA net change to +3VALW	2015/07/13	SIT=>SVT
12	for MFG requestment remove co-lay	29 35	Remove R196,R222,L13,L15,R227,R229,L17,L18,LH8,LH9,LH10,LH11	2015/07/13	SIT=>SVT